JEDEC announces broad spectrum of 3D-IC standards development

JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, today announced a broad spectrum of ongoing standards development work related to 3D-ICs. As the dominant provider of free and open standards for high volume semiconductor applications including device, package, reliability and test standards, JEDEC is uniquely well-positioned to develop the standards needed to move this game-changing technology into high volume product applications. 3D is particularly suited for combinations of memory with other memory or logic, and since JEDEC has led the development of functional, interface and packaging standards for several generations of semiconductor memory including DRAM, FLASH and SRAM, it has the expertise to enable 3D standards for stacked devices and mixed technology ICs. Subu Iyer, IBM Fellow responsible for 3D integration at IBM, said

JEDEC standards will allow high volume products to take advantage of this exciting technology

To meet industry demands for increased levels of integration as well as improved performance, bandwidth, latency, power, weight and form factor, microelectronics manufacturers are implementing three dimensional (3D) chip stacking utilizing Through Silicon Via (TSV) chip to chip interconnects. Mian Quddus, Chairman of the JEDEC Board of Directors, said:

TSV technology is on the cusp of enabling transformative performance improvements, power reductions and dense package sizes for applications ranging from handheld mobile devices to high-end servers.

Sophie Dumas, Chairman of the JC-42.6 Subcommittee for Low Power Memories and Memory Standardization Manager, ST-Ericsson, added:

Several JEDEC committees and task groups covering a broad range of technologies have invested years of effort in laying the groundwork for 3D-IC standards. With interest in 3D-IC technology reaching an all-time high, now is the time for companies to get involved and influence both the near-term and strategic standards needed to enable and grow the market for 3D-ICs.

Memory Committees
The Solid State Memories Committee (JC-42) has been working since June 2008 on definitions of standardized 3D memory stacks for DDR3 which provide power and performance benefits a full generation ahead of conventional technology. The DDR4 standard will be implemented with 3D support from the start.

The Multiple Chip Packages Committee (JC-63) is currently developing mixed technology pad sequence and device package standards. An active Task Group of the Low Power Memories Subcommittee (JC-42.6) is developing standards for Wide I/O Mobile Memory with TSV interconnect stacked on System on a Chip (SoC) Application Processors.

Quality & Reliability Committees
The Silicon Devices Reliability Qualification & Monitoring Subcommittee (JC-14.3) has been working on reliability interactions of 3D stacks and has released JEP158: 3D Chip Stack with Through-Silicon Vias (TSVS): Identifying, Understanding and Evaluating Reliability Interactions. In addition, reliability test methods developed by JC-14.1 and JC-14.2 and quality documents developed by JC-14.4 are applicable to 3D-IC packaged and unpackaged evaluations and qualifications.

Packaging Committee
The Mechanical Standardization Committee (JC-11) has been working since June 2010 on Wide I/O Mobile Memory package outline standardization, including an active Task Group focused on Design Guide and MO creation.

JEDEC Committees and Task Groups meet regularly and invite technology and product developers from interested companies and organizations worldwide to participate by visiting www.jedec.org or calling 703-907-7560 for more information.